The CPLD resides on a board on a PCI (VME) bus. Programming is accomplished through the JTAG port using a serial protocol. The CPLD has its own cache and RAM, and access to system memory using DMA.
Back to CPLD Index
