This is a simplified model. Real architectures may have separate memory bus, PCI, ISA, EISA busses, etc.
Back to Index